debuggers.hg

view xen/include/asm-x86/apicdef.h @ 0:7d21f7218375

Exact replica of unstable on 051908 + README-this
author Mukesh Rathor
date Mon May 19 15:34:57 2008 -0700 (2008-05-19)
parents
children 46f8fc57b1a4
line source
1 #ifndef __ASM_APICDEF_H
2 #define __ASM_APICDEF_H
4 /*
5 * Constants for various Intel APICs. (local APIC, IOAPIC, etc.)
6 *
7 * Alan Cox <Alan.Cox@linux.org>, 1995.
8 * Ingo Molnar <mingo@redhat.com>, 1999, 2000
9 */
11 #define APIC_DEFAULT_PHYS_BASE 0xfee00000
13 #define APIC_ID 0x20
14 #define APIC_ID_MASK (0xFFu<<24)
15 #define GET_xAPIC_ID(x) (((x)>>24)&0xFFu)
16 #define SET_xAPIC_ID(x) (((x)<<24))
17 #define APIC_LVR 0x30
18 #define APIC_LVR_MASK 0xFF00FF
19 #define GET_APIC_VERSION(x) ((x)&0xFF)
20 #define GET_APIC_MAXLVT(x) (((x)>>16)&0xFF)
21 #define APIC_INTEGRATED(x) ((x)&0xF0)
22 #define APIC_XAPIC(x) ((x) >= 0x14)
23 #define APIC_TASKPRI 0x80
24 #define APIC_TPRI_MASK 0xFF
25 #define APIC_ARBPRI 0x90
26 #define APIC_ARBPRI_MASK 0xFF
27 #define APIC_PROCPRI 0xA0
28 #define APIC_EOI 0xB0
29 #define APIC_EIO_ACK 0x0 /* Write this to the EOI register */
30 #define APIC_RRR 0xC0
31 #define APIC_LDR 0xD0
32 #define APIC_LDR_MASK (0xFF<<24)
33 #define GET_xAPIC_LOGICAL_ID(x) (((x)>>24)&0xFF)
34 #define SET_xAPIC_LOGICAL_ID(x) (((x)<<24))
35 #define APIC_ALL_CPUS 0xFF
36 #define APIC_DFR 0xE0
37 #define APIC_DFR_CLUSTER 0x0FFFFFFFul
38 #define APIC_DFR_FLAT 0xFFFFFFFFul
39 #define APIC_SPIV 0xF0
40 #define APIC_SPIV_FOCUS_DISABLED (1<<9)
41 #define APIC_SPIV_APIC_ENABLED (1<<8)
42 #define APIC_ISR 0x100
43 #define APIC_ISR_NR 0x8 /* Number of 32 bit ISR registers. */
44 #define APIC_TMR 0x180
45 #define APIC_IRR 0x200
46 #define APIC_ESR 0x280
47 #define APIC_ESR_SEND_CS 0x00001
48 #define APIC_ESR_RECV_CS 0x00002
49 #define APIC_ESR_SEND_ACC 0x00004
50 #define APIC_ESR_RECV_ACC 0x00008
51 #define APIC_ESR_SENDILL 0x00020
52 #define APIC_ESR_RECVILL 0x00040
53 #define APIC_ESR_ILLREGA 0x00080
54 #define APIC_ICR 0x300
55 #define APIC_DEST_SELF 0x40000
56 #define APIC_DEST_ALLINC 0x80000
57 #define APIC_DEST_ALLBUT 0xC0000
58 #define APIC_ICR_RR_MASK 0x30000
59 #define APIC_ICR_RR_INVALID 0x00000
60 #define APIC_ICR_RR_INPROG 0x10000
61 #define APIC_ICR_RR_VALID 0x20000
62 #define APIC_INT_LEVELTRIG 0x08000
63 #define APIC_INT_ASSERT 0x04000
64 #define APIC_ICR_BUSY 0x01000
65 #define APIC_DEST_LOGICAL 0x00800
66 #define APIC_DEST_PHYSICAL 0x00000
67 #define APIC_DM_FIXED 0x00000
68 #define APIC_DM_LOWEST 0x00100
69 #define APIC_DM_SMI 0x00200
70 #define APIC_DM_REMRD 0x00300
71 #define APIC_DM_NMI 0x00400
72 #define APIC_DM_INIT 0x00500
73 #define APIC_DM_STARTUP 0x00600
74 #define APIC_DM_EXTINT 0x00700
75 #define APIC_VECTOR_MASK 0x000FF
76 #define APIC_ICR2 0x310
77 #define GET_xAPIC_DEST_FIELD(x) (((x)>>24)&0xFF)
78 #define SET_xAPIC_DEST_FIELD(x) ((x)<<24)
79 #define APIC_LVTT 0x320
80 #define APIC_LVTTHMR 0x330
81 #define APIC_LVTPC 0x340
82 #define APIC_LVT0 0x350
83 #define APIC_LVT_TIMER_BASE_MASK (0x3<<18)
84 #define GET_APIC_TIMER_BASE(x) (((x)>>18)&0x3)
85 #define SET_APIC_TIMER_BASE(x) (((x)<<18))
86 #define APIC_TIMER_BASE_CLKIN 0x0
87 #define APIC_TIMER_BASE_TMBASE 0x1
88 #define APIC_TIMER_BASE_DIV 0x2
89 #define APIC_LVT_TIMER_PERIODIC (1<<17)
90 #define APIC_LVT_MASKED (1<<16)
91 #define APIC_LVT_LEVEL_TRIGGER (1<<15)
92 #define APIC_LVT_REMOTE_IRR (1<<14)
93 #define APIC_INPUT_POLARITY (1<<13)
94 #define APIC_SEND_PENDING (1<<12)
95 #define APIC_MODE_MASK 0x700
96 #define GET_APIC_DELIVERY_MODE(x) (((x)>>8)&0x7)
97 #define SET_APIC_DELIVERY_MODE(x,y) (((x)&~0x700)|((y)<<8))
98 #define APIC_MODE_FIXED 0x0
99 #define APIC_MODE_NMI 0x4
100 #define APIC_MODE_EXTINT 0x7
101 #define APIC_LVT1 0x360
102 #define APIC_LVTERR 0x370
103 #define APIC_TMICT 0x380
104 #define APIC_TMCCT 0x390
105 #define APIC_TDCR 0x3E0
107 /* Only available in x2APIC mode */
108 #define APIC_SELF_IPI 0x400
110 #define APIC_TDR_DIV_TMBASE (1<<2)
111 #define APIC_TDR_DIV_1 0xB
112 #define APIC_TDR_DIV_2 0x0
113 #define APIC_TDR_DIV_4 0x1
114 #define APIC_TDR_DIV_8 0x2
115 #define APIC_TDR_DIV_16 0x3
116 #define APIC_TDR_DIV_32 0x8
117 #define APIC_TDR_DIV_64 0x9
118 #define APIC_TDR_DIV_128 0xA
120 #define APIC_BASE (fix_to_virt(FIX_APIC_BASE))
122 /* It's only used in x2APIC mode of an x2APIC unit. */
123 #define APIC_MSR_BASE 0x800
125 #ifdef __i386__
126 #define MAX_IO_APICS 64
127 #else
128 #define MAX_IO_APICS 128
129 #endif
131 /*
132 * the local APIC register structure, memory mapped. Not terribly well
133 * tested, but we might eventually use this one in the future - the
134 * problem why we cannot use it right now is the P5 APIC, it has an
135 * errata which cannot take 8-bit reads and writes, only 32-bit ones ...
136 */
137 #define u32 unsigned int
139 #define lapic ((volatile struct local_apic *)APIC_BASE)
141 #ifndef __ASSEMBLY__
142 struct local_apic {
144 /*000*/ struct { u32 __reserved[4]; } __reserved_01;
146 /*010*/ struct { u32 __reserved[4]; } __reserved_02;
148 /*020*/ struct { /* APIC ID Register */
149 u32 __reserved_1 : 24,
150 phys_apic_id : 4,
151 __reserved_2 : 4;
152 u32 __reserved[3];
153 } id;
155 /*030*/ const
156 struct { /* APIC Version Register */
157 u32 version : 8,
158 __reserved_1 : 8,
159 max_lvt : 8,
160 __reserved_2 : 8;
161 u32 __reserved[3];
162 } version;
164 /*040*/ struct { u32 __reserved[4]; } __reserved_03;
166 /*050*/ struct { u32 __reserved[4]; } __reserved_04;
168 /*060*/ struct { u32 __reserved[4]; } __reserved_05;
170 /*070*/ struct { u32 __reserved[4]; } __reserved_06;
172 /*080*/ struct { /* Task Priority Register */
173 u32 priority : 8,
174 __reserved_1 : 24;
175 u32 __reserved_2[3];
176 } tpr;
178 /*090*/ const
179 struct { /* Arbitration Priority Register */
180 u32 priority : 8,
181 __reserved_1 : 24;
182 u32 __reserved_2[3];
183 } apr;
185 /*0A0*/ const
186 struct { /* Processor Priority Register */
187 u32 priority : 8,
188 __reserved_1 : 24;
189 u32 __reserved_2[3];
190 } ppr;
192 /*0B0*/ struct { /* End Of Interrupt Register */
193 u32 eoi;
194 u32 __reserved[3];
195 } eoi;
197 /*0C0*/ struct { u32 __reserved[4]; } __reserved_07;
199 /*0D0*/ struct { /* Logical Destination Register */
200 u32 __reserved_1 : 24,
201 logical_dest : 8;
202 u32 __reserved_2[3];
203 } ldr;
205 /*0E0*/ struct { /* Destination Format Register */
206 u32 __reserved_1 : 28,
207 model : 4;
208 u32 __reserved_2[3];
209 } dfr;
211 /*0F0*/ struct { /* Spurious Interrupt Vector Register */
212 u32 spurious_vector : 8,
213 apic_enabled : 1,
214 focus_cpu : 1,
215 __reserved_2 : 22;
216 u32 __reserved_3[3];
217 } svr;
219 /*100*/ struct { /* In Service Register */
220 /*170*/ u32 bitfield;
221 u32 __reserved[3];
222 } isr [8];
224 /*180*/ struct { /* Trigger Mode Register */
225 /*1F0*/ u32 bitfield;
226 u32 __reserved[3];
227 } tmr [8];
229 /*200*/ struct { /* Interrupt Request Register */
230 /*270*/ u32 bitfield;
231 u32 __reserved[3];
232 } irr [8];
234 /*280*/ union { /* Error Status Register */
235 struct {
236 u32 send_cs_error : 1,
237 receive_cs_error : 1,
238 send_accept_error : 1,
239 receive_accept_error : 1,
240 __reserved_1 : 1,
241 send_illegal_vector : 1,
242 receive_illegal_vector : 1,
243 illegal_register_address : 1,
244 __reserved_2 : 24;
245 u32 __reserved_3[3];
246 } error_bits;
247 struct {
248 u32 errors;
249 u32 __reserved_3[3];
250 } all_errors;
251 } esr;
253 /*290*/ struct { u32 __reserved[4]; } __reserved_08;
255 /*2A0*/ struct { u32 __reserved[4]; } __reserved_09;
257 /*2B0*/ struct { u32 __reserved[4]; } __reserved_10;
259 /*2C0*/ struct { u32 __reserved[4]; } __reserved_11;
261 /*2D0*/ struct { u32 __reserved[4]; } __reserved_12;
263 /*2E0*/ struct { u32 __reserved[4]; } __reserved_13;
265 /*2F0*/ struct { u32 __reserved[4]; } __reserved_14;
267 /*300*/ struct { /* Interrupt Command Register 1 */
268 u32 vector : 8,
269 delivery_mode : 3,
270 destination_mode : 1,
271 delivery_status : 1,
272 __reserved_1 : 1,
273 level : 1,
274 trigger : 1,
275 __reserved_2 : 2,
276 shorthand : 2,
277 __reserved_3 : 12;
278 u32 __reserved_4[3];
279 } icr1;
281 /*310*/ struct { /* Interrupt Command Register 2 */
282 union {
283 u32 __reserved_1 : 24,
284 phys_dest : 4,
285 __reserved_2 : 4;
286 u32 __reserved_3 : 24,
287 logical_dest : 8;
288 } dest;
289 u32 __reserved_4[3];
290 } icr2;
292 /*320*/ struct { /* LVT - Timer */
293 u32 vector : 8,
294 __reserved_1 : 4,
295 delivery_status : 1,
296 __reserved_2 : 3,
297 mask : 1,
298 timer_mode : 1,
299 __reserved_3 : 14;
300 u32 __reserved_4[3];
301 } lvt_timer;
303 /*330*/ struct { /* LVT - Thermal Sensor */
304 u32 vector : 8,
305 delivery_mode : 3,
306 __reserved_1 : 1,
307 delivery_status : 1,
308 __reserved_2 : 3,
309 mask : 1,
310 __reserved_3 : 15;
311 u32 __reserved_4[3];
312 } lvt_thermal;
314 /*340*/ struct { /* LVT - Performance Counter */
315 u32 vector : 8,
316 delivery_mode : 3,
317 __reserved_1 : 1,
318 delivery_status : 1,
319 __reserved_2 : 3,
320 mask : 1,
321 __reserved_3 : 15;
322 u32 __reserved_4[3];
323 } lvt_pc;
325 /*350*/ struct { /* LVT - LINT0 */
326 u32 vector : 8,
327 delivery_mode : 3,
328 __reserved_1 : 1,
329 delivery_status : 1,
330 polarity : 1,
331 remote_irr : 1,
332 trigger : 1,
333 mask : 1,
334 __reserved_2 : 15;
335 u32 __reserved_3[3];
336 } lvt_lint0;
338 /*360*/ struct { /* LVT - LINT1 */
339 u32 vector : 8,
340 delivery_mode : 3,
341 __reserved_1 : 1,
342 delivery_status : 1,
343 polarity : 1,
344 remote_irr : 1,
345 trigger : 1,
346 mask : 1,
347 __reserved_2 : 15;
348 u32 __reserved_3[3];
349 } lvt_lint1;
351 /*370*/ struct { /* LVT - Error */
352 u32 vector : 8,
353 __reserved_1 : 4,
354 delivery_status : 1,
355 __reserved_2 : 3,
356 mask : 1,
357 __reserved_3 : 15;
358 u32 __reserved_4[3];
359 } lvt_error;
361 /*380*/ struct { /* Timer Initial Count Register */
362 u32 initial_count;
363 u32 __reserved_2[3];
364 } timer_icr;
366 /*390*/ const
367 struct { /* Timer Current Count Register */
368 u32 curr_count;
369 u32 __reserved_2[3];
370 } timer_ccr;
372 /*3A0*/ struct { u32 __reserved[4]; } __reserved_16;
374 /*3B0*/ struct { u32 __reserved[4]; } __reserved_17;
376 /*3C0*/ struct { u32 __reserved[4]; } __reserved_18;
378 /*3D0*/ struct { u32 __reserved[4]; } __reserved_19;
380 /*3E0*/ struct { /* Timer Divide Configuration Register */
381 u32 divisor : 4,
382 __reserved_1 : 28;
383 u32 __reserved_2[3];
384 } timer_dcr;
386 /*3F0*/ struct { u32 __reserved[4]; } __reserved_20;
388 } __attribute__ ((packed));
389 #endif /* !__ASSEMBLY__ */
391 #undef u32
393 #endif