debuggers.hg

view linux-2.6.11-xen-sparse/arch/xen/i386/kernel/cpu/common.c @ 4621:c75e32dc585e

bitkeeper revision 1.1331 (42662daawcgGfsYXrl37riGl22RhdA)

[PATCH] [PATCH 1/2] i386 whitespace cleanup in Linux sparse tree

Eliminate extraneous whitespace changes in i386 portion of Linux
sparse patch.

Signed-off-by: Chris Wright <chrisw@osdl.org>
author chrisw@osdl.org[kaf24]
date Wed Apr 20 10:23:38 2005 +0000 (2005-04-20)
parents 7ea030aa6f3f
children 71ac8f618782 b2ca9de6952a 65b28c74cec2
line source
1 #include <linux/init.h>
2 #include <linux/string.h>
3 #include <linux/delay.h>
4 #include <linux/smp.h>
5 #include <linux/module.h>
6 #include <linux/percpu.h>
7 #include <asm/semaphore.h>
8 #include <asm/processor.h>
9 #include <asm/i387.h>
10 #include <asm/msr.h>
11 #include <asm/io.h>
12 #include <asm/mmu_context.h>
13 #ifdef CONFIG_X86_LOCAL_APIC
14 #include <asm/mpspec.h>
15 #include <asm/apic.h>
16 #include <mach_apic.h>
17 #endif
18 #include <asm-xen/hypervisor.h>
20 #include "cpu.h"
22 DEFINE_PER_CPU(struct desc_struct, cpu_gdt_table[GDT_ENTRIES]);
23 EXPORT_PER_CPU_SYMBOL(cpu_gdt_table);
25 static int cachesize_override __initdata = -1;
26 static int disable_x86_fxsr __initdata = 0;
27 static int disable_x86_serial_nr __initdata = 1;
29 struct cpu_dev * cpu_devs[X86_VENDOR_NUM] = {};
31 extern void mcheck_init(struct cpuinfo_x86 *c);
33 extern void machine_specific_modify_cpu_capabilities(struct cpuinfo_x86 *c);
35 extern int disable_pse;
37 static void default_init(struct cpuinfo_x86 * c)
38 {
39 /* Not much we can do here... */
40 /* Check if at least it has cpuid */
41 if (c->cpuid_level == -1) {
42 /* No cpuid. It must be an ancient CPU */
43 if (c->x86 == 4)
44 strcpy(c->x86_model_id, "486");
45 else if (c->x86 == 3)
46 strcpy(c->x86_model_id, "386");
47 }
48 }
50 static struct cpu_dev default_cpu = {
51 .c_init = default_init,
52 };
53 static struct cpu_dev * this_cpu = &default_cpu;
55 static int __init cachesize_setup(char *str)
56 {
57 get_option (&str, &cachesize_override);
58 return 1;
59 }
60 __setup("cachesize=", cachesize_setup);
62 int __init get_model_name(struct cpuinfo_x86 *c)
63 {
64 unsigned int *v;
65 char *p, *q;
67 if (cpuid_eax(0x80000000) < 0x80000004)
68 return 0;
70 v = (unsigned int *) c->x86_model_id;
71 cpuid(0x80000002, &v[0], &v[1], &v[2], &v[3]);
72 cpuid(0x80000003, &v[4], &v[5], &v[6], &v[7]);
73 cpuid(0x80000004, &v[8], &v[9], &v[10], &v[11]);
74 c->x86_model_id[48] = 0;
76 /* Intel chips right-justify this string for some dumb reason;
77 undo that brain damage */
78 p = q = &c->x86_model_id[0];
79 while ( *p == ' ' )
80 p++;
81 if ( p != q ) {
82 while ( *p )
83 *q++ = *p++;
84 while ( q <= &c->x86_model_id[48] )
85 *q++ = '\0'; /* Zero-pad the rest */
86 }
88 return 1;
89 }
92 void __init display_cacheinfo(struct cpuinfo_x86 *c)
93 {
94 unsigned int n, dummy, ecx, edx, l2size;
96 n = cpuid_eax(0x80000000);
98 if (n >= 0x80000005) {
99 cpuid(0x80000005, &dummy, &dummy, &ecx, &edx);
100 printk(KERN_INFO "CPU: L1 I Cache: %dK (%d bytes/line), D cache %dK (%d bytes/line)\n",
101 edx>>24, edx&0xFF, ecx>>24, ecx&0xFF);
102 c->x86_cache_size=(ecx>>24)+(edx>>24);
103 }
105 if (n < 0x80000006) /* Some chips just has a large L1. */
106 return;
108 ecx = cpuid_ecx(0x80000006);
109 l2size = ecx >> 16;
111 /* do processor-specific cache resizing */
112 if (this_cpu->c_size_cache)
113 l2size = this_cpu->c_size_cache(c,l2size);
115 /* Allow user to override all this if necessary. */
116 if (cachesize_override != -1)
117 l2size = cachesize_override;
119 if ( l2size == 0 )
120 return; /* Again, no L2 cache is possible */
122 c->x86_cache_size = l2size;
124 printk(KERN_INFO "CPU: L2 Cache: %dK (%d bytes/line)\n",
125 l2size, ecx & 0xFF);
126 }
128 /* Naming convention should be: <Name> [(<Codename>)] */
129 /* This table only is used unless init_<vendor>() below doesn't set it; */
130 /* in particular, if CPUID levels 0x80000002..4 are supported, this isn't used */
132 /* Look up CPU names by table lookup. */
133 static char __init *table_lookup_model(struct cpuinfo_x86 *c)
134 {
135 struct cpu_model_info *info;
137 if ( c->x86_model >= 16 )
138 return NULL; /* Range check */
140 if (!this_cpu)
141 return NULL;
143 info = this_cpu->c_models;
145 while (info && info->family) {
146 if (info->family == c->x86)
147 return info->model_names[c->x86_model];
148 info++;
149 }
150 return NULL; /* Not found */
151 }
154 void __init get_cpu_vendor(struct cpuinfo_x86 *c, int early)
155 {
156 char *v = c->x86_vendor_id;
157 int i;
159 for (i = 0; i < X86_VENDOR_NUM; i++) {
160 if (cpu_devs[i]) {
161 if (!strcmp(v,cpu_devs[i]->c_ident[0]) ||
162 (cpu_devs[i]->c_ident[1] &&
163 !strcmp(v,cpu_devs[i]->c_ident[1]))) {
164 c->x86_vendor = i;
165 if (!early)
166 this_cpu = cpu_devs[i];
167 break;
168 }
169 }
170 }
171 }
174 static int __init x86_fxsr_setup(char * s)
175 {
176 disable_x86_fxsr = 1;
177 return 1;
178 }
179 __setup("nofxsr", x86_fxsr_setup);
182 /* Standard macro to see if a specific flag is changeable */
183 static inline int flag_is_changeable_p(u32 flag)
184 {
185 u32 f1, f2;
187 asm("pushfl\n\t"
188 "pushfl\n\t"
189 "popl %0\n\t"
190 "movl %0,%1\n\t"
191 "xorl %2,%0\n\t"
192 "pushl %0\n\t"
193 "popfl\n\t"
194 "pushfl\n\t"
195 "popl %0\n\t"
196 "popfl\n\t"
197 : "=&r" (f1), "=&r" (f2)
198 : "ir" (flag));
200 return ((f1^f2) & flag) != 0;
201 }
204 /* Probe for the CPUID instruction */
205 int __init have_cpuid_p(void)
206 {
207 return flag_is_changeable_p(X86_EFLAGS_ID);
208 }
210 /* Do minimum CPU detection early.
211 Fields really needed: vendor, cpuid_level, family, model, mask, cache alignment.
212 The others are not touched to avoid unwanted side effects. */
213 void __init early_cpu_detect(void)
214 {
215 struct cpuinfo_x86 *c = &boot_cpu_data;
217 c->x86_cache_alignment = 32;
219 if (!have_cpuid_p())
220 return;
222 /* Get vendor name */
223 cpuid(0x00000000, &c->cpuid_level,
224 (int *)&c->x86_vendor_id[0],
225 (int *)&c->x86_vendor_id[8],
226 (int *)&c->x86_vendor_id[4]);
228 get_cpu_vendor(c, 1);
230 c->x86 = 4;
231 if (c->cpuid_level >= 0x00000001) {
232 u32 junk, tfms, cap0, misc;
233 cpuid(0x00000001, &tfms, &misc, &junk, &cap0);
234 c->x86 = (tfms >> 8) & 15;
235 c->x86_model = (tfms >> 4) & 15;
236 if (c->x86 == 0xf) {
237 c->x86 += (tfms >> 20) & 0xff;
238 c->x86_model += ((tfms >> 16) & 0xF) << 4;
239 }
240 c->x86_mask = tfms & 15;
241 if (cap0 & (1<<19))
242 c->x86_cache_alignment = ((misc >> 8) & 0xff) * 8;
243 }
245 early_intel_workaround(c);
246 }
248 void __init generic_identify(struct cpuinfo_x86 * c)
249 {
250 u32 tfms, xlvl;
251 int junk;
253 if (have_cpuid_p()) {
254 /* Get vendor name */
255 cpuid(0x00000000, &c->cpuid_level,
256 (int *)&c->x86_vendor_id[0],
257 (int *)&c->x86_vendor_id[8],
258 (int *)&c->x86_vendor_id[4]);
260 get_cpu_vendor(c, 0);
261 /* Initialize the standard set of capabilities */
262 /* Note that the vendor-specific code below might override */
264 /* Intel-defined flags: level 0x00000001 */
265 if ( c->cpuid_level >= 0x00000001 ) {
266 u32 capability, excap;
267 cpuid(0x00000001, &tfms, &junk, &excap, &capability);
268 c->x86_capability[0] = capability;
269 c->x86_capability[4] = excap;
270 c->x86 = (tfms >> 8) & 15;
271 c->x86_model = (tfms >> 4) & 15;
272 if (c->x86 == 0xf) {
273 c->x86 += (tfms >> 20) & 0xff;
274 c->x86_model += ((tfms >> 16) & 0xF) << 4;
275 }
276 c->x86_mask = tfms & 15;
277 } else {
278 /* Have CPUID level 0 only - unheard of */
279 c->x86 = 4;
280 }
282 /* AMD-defined flags: level 0x80000001 */
283 xlvl = cpuid_eax(0x80000000);
284 if ( (xlvl & 0xffff0000) == 0x80000000 ) {
285 if ( xlvl >= 0x80000001 ) {
286 c->x86_capability[1] = cpuid_edx(0x80000001);
287 c->x86_capability[6] = cpuid_ecx(0x80000001);
288 }
289 if ( xlvl >= 0x80000004 )
290 get_model_name(c); /* Default name */
291 }
292 }
293 }
295 static void __init squash_the_stupid_serial_number(struct cpuinfo_x86 *c)
296 {
297 if (cpu_has(c, X86_FEATURE_PN) && disable_x86_serial_nr ) {
298 /* Disable processor serial number */
299 unsigned long lo,hi;
300 rdmsr(MSR_IA32_BBL_CR_CTL,lo,hi);
301 lo |= 0x200000;
302 wrmsr(MSR_IA32_BBL_CR_CTL,lo,hi);
303 printk(KERN_NOTICE "CPU serial number disabled.\n");
304 clear_bit(X86_FEATURE_PN, c->x86_capability);
306 /* Disabling the serial number may affect the cpuid level */
307 c->cpuid_level = cpuid_eax(0);
308 }
309 }
311 static int __init x86_serial_nr_setup(char *s)
312 {
313 disable_x86_serial_nr = 0;
314 return 1;
315 }
316 __setup("serialnumber", x86_serial_nr_setup);
320 /*
321 * This does the hard work of actually picking apart the CPU stuff...
322 */
323 void __init identify_cpu(struct cpuinfo_x86 *c)
324 {
325 int i;
327 c->loops_per_jiffy = loops_per_jiffy;
328 c->x86_cache_size = -1;
329 c->x86_vendor = X86_VENDOR_UNKNOWN;
330 c->cpuid_level = -1; /* CPUID not detected */
331 c->x86_model = c->x86_mask = 0; /* So far unknown... */
332 c->x86_vendor_id[0] = '\0'; /* Unset */
333 c->x86_model_id[0] = '\0'; /* Unset */
334 c->x86_num_cores = 1;
335 memset(&c->x86_capability, 0, sizeof c->x86_capability);
337 if (!have_cpuid_p()) {
338 /* First of all, decide if this is a 486 or higher */
339 /* It's a 486 if we can modify the AC flag */
340 if ( flag_is_changeable_p(X86_EFLAGS_AC) )
341 c->x86 = 4;
342 else
343 c->x86 = 3;
344 }
346 generic_identify(c);
348 printk(KERN_DEBUG "CPU: After generic identify, caps:");
349 for (i = 0; i < NCAPINTS; i++)
350 printk(" %08lx", c->x86_capability[i]);
351 printk("\n");
353 if (this_cpu->c_identify) {
354 this_cpu->c_identify(c);
356 printk(KERN_DEBUG "CPU: After vendor identify, caps:");
357 for (i = 0; i < NCAPINTS; i++)
358 printk(" %08lx", c->x86_capability[i]);
359 printk("\n");
360 }
362 /*
363 * Vendor-specific initialization. In this section we
364 * canonicalize the feature flags, meaning if there are
365 * features a certain CPU supports which CPUID doesn't
366 * tell us, CPUID claiming incorrect flags, or other bugs,
367 * we handle them here.
368 *
369 * At the end of this section, c->x86_capability better
370 * indicate the features this CPU genuinely supports!
371 */
372 if (this_cpu->c_init)
373 this_cpu->c_init(c);
375 /* Disable the PN if appropriate */
376 squash_the_stupid_serial_number(c);
378 /*
379 * The vendor-specific functions might have changed features. Now
380 * we do "generic changes."
381 */
383 /* TSC disabled? */
384 if ( tsc_disable )
385 clear_bit(X86_FEATURE_TSC, c->x86_capability);
387 /* FXSR disabled? */
388 if (disable_x86_fxsr) {
389 clear_bit(X86_FEATURE_FXSR, c->x86_capability);
390 clear_bit(X86_FEATURE_XMM, c->x86_capability);
391 }
393 if (disable_pse)
394 clear_bit(X86_FEATURE_PSE, c->x86_capability);
396 /* If the model name is still unset, do table lookup. */
397 if ( !c->x86_model_id[0] ) {
398 char *p;
399 p = table_lookup_model(c);
400 if ( p )
401 strcpy(c->x86_model_id, p);
402 else
403 /* Last resort... */
404 sprintf(c->x86_model_id, "%02x/%02x",
405 c->x86_vendor, c->x86_model);
406 }
408 machine_specific_modify_cpu_capabilities(c);
410 /* Now the feature flags better reflect actual CPU features! */
412 printk(KERN_DEBUG "CPU: After all inits, caps:");
413 for (i = 0; i < NCAPINTS; i++)
414 printk(" %08lx", c->x86_capability[i]);
415 printk("\n");
417 /*
418 * On SMP, boot_cpu_data holds the common feature set between
419 * all CPUs; so make sure that we indicate which features are
420 * common between the CPUs. The first time this routine gets
421 * executed, c == &boot_cpu_data.
422 */
423 if ( c != &boot_cpu_data ) {
424 /* AND the already accumulated flags with these */
425 for ( i = 0 ; i < NCAPINTS ; i++ )
426 boot_cpu_data.x86_capability[i] &= c->x86_capability[i];
427 }
429 /* Init Machine Check Exception if available. */
430 #ifdef CONFIG_X86_MCE
431 mcheck_init(c);
432 #endif
433 }
434 /*
435 * Perform early boot up checks for a valid TSC. See arch/i386/kernel/time.c
436 */
438 void __init dodgy_tsc(void)
439 {
440 if (( boot_cpu_data.x86_vendor == X86_VENDOR_CYRIX ) ||
441 ( boot_cpu_data.x86_vendor == X86_VENDOR_NSC ))
442 cpu_devs[X86_VENDOR_CYRIX]->c_init(&boot_cpu_data);
443 }
445 #ifdef CONFIG_X86_HT
446 void __init detect_ht(struct cpuinfo_x86 *c)
447 {
448 u32 eax, ebx, ecx, edx;
449 int index_lsb, index_msb, tmp;
450 int cpu = smp_processor_id();
452 if (!cpu_has(c, X86_FEATURE_HT))
453 return;
455 cpuid(1, &eax, &ebx, &ecx, &edx);
456 smp_num_siblings = (ebx & 0xff0000) >> 16;
458 if (smp_num_siblings == 1) {
459 printk(KERN_INFO "CPU: Hyper-Threading is disabled\n");
460 } else if (smp_num_siblings > 1 ) {
461 index_lsb = 0;
462 index_msb = 31;
464 if (smp_num_siblings > NR_CPUS) {
465 printk(KERN_WARNING "CPU: Unsupported number of the siblings %d", smp_num_siblings);
466 smp_num_siblings = 1;
467 return;
468 }
469 tmp = smp_num_siblings;
470 while ((tmp & 1) == 0) {
471 tmp >>=1 ;
472 index_lsb++;
473 }
474 tmp = smp_num_siblings;
475 while ((tmp & 0x80000000 ) == 0) {
476 tmp <<=1 ;
477 index_msb--;
478 }
479 if (index_lsb != index_msb )
480 index_msb++;
481 phys_proc_id[cpu] = phys_pkg_id((ebx >> 24) & 0xFF, index_msb);
483 printk(KERN_INFO "CPU: Physical Processor ID: %d\n",
484 phys_proc_id[cpu]);
485 }
486 }
487 #endif
489 void __init print_cpu_info(struct cpuinfo_x86 *c)
490 {
491 char *vendor = NULL;
493 if (c->x86_vendor < X86_VENDOR_NUM)
494 vendor = this_cpu->c_vendor;
495 else if (c->cpuid_level >= 0)
496 vendor = c->x86_vendor_id;
498 if (vendor && strncmp(c->x86_model_id, vendor, strlen(vendor)))
499 printk("%s ", vendor);
501 if (!c->x86_model_id[0])
502 printk("%d86", c->x86);
503 else
504 printk("%s", c->x86_model_id);
506 if (c->x86_mask || c->cpuid_level >= 0)
507 printk(" stepping %02x\n", c->x86_mask);
508 else
509 printk("\n");
510 }
512 cpumask_t cpu_initialized __initdata = CPU_MASK_NONE;
514 /* This is hacky. :)
515 * We're emulating future behavior.
516 * In the future, the cpu-specific init functions will be called implicitly
517 * via the magic of initcalls.
518 * They will insert themselves into the cpu_devs structure.
519 * Then, when cpu_init() is called, we can just iterate over that array.
520 */
522 extern int intel_cpu_init(void);
523 extern int cyrix_init_cpu(void);
524 extern int nsc_init_cpu(void);
525 extern int amd_init_cpu(void);
526 extern int centaur_init_cpu(void);
527 extern int transmeta_init_cpu(void);
528 extern int rise_init_cpu(void);
529 extern int nexgen_init_cpu(void);
530 extern int umc_init_cpu(void);
531 void early_cpu_detect(void);
533 void __init early_cpu_init(void)
534 {
535 intel_cpu_init();
536 cyrix_init_cpu();
537 nsc_init_cpu();
538 amd_init_cpu();
539 centaur_init_cpu();
540 transmeta_init_cpu();
541 rise_init_cpu();
542 nexgen_init_cpu();
543 umc_init_cpu();
544 early_cpu_detect();
546 #ifdef CONFIG_DEBUG_PAGEALLOC
547 /* pse is not compatible with on-the-fly unmapping,
548 * disable it even if the cpus claim to support it.
549 */
550 clear_bit(X86_FEATURE_PSE, boot_cpu_data.x86_capability);
551 disable_pse = 1;
552 #endif
553 }
555 void __init cpu_gdt_init(struct Xgt_desc_struct *gdt_descr)
556 {
557 unsigned long frames[gdt_descr->size >> PAGE_SHIFT];
558 unsigned long va;
559 int f;
561 for (va = gdt_descr->address, f = 0;
562 va < gdt_descr->address + gdt_descr->size;
563 va += PAGE_SIZE, f++) {
564 frames[f] = virt_to_machine(va) >> PAGE_SHIFT;
565 make_page_readonly((void *)va);
566 }
567 if (HYPERVISOR_set_gdt(frames, gdt_descr->size / 8))
568 BUG();
569 lgdt_finish();
570 }
572 /*
573 * cpu_init() initializes state that is per-CPU. Some data is already
574 * initialized (naturally) in the bootstrap process, such as the GDT
575 * and IDT. We reload them nevertheless, this function acts as a
576 * 'CPU state barrier', nothing should get across.
577 */
578 void __init cpu_init (void)
579 {
580 int cpu = smp_processor_id();
581 struct tss_struct * t = &per_cpu(init_tss, cpu);
582 struct thread_struct *thread = &current->thread;
584 if (cpu_test_and_set(cpu, cpu_initialized)) {
585 printk(KERN_WARNING "CPU#%d already initialized!\n", cpu);
586 for (;;) local_irq_enable();
587 }
588 printk(KERN_INFO "Initializing CPU#%d\n", cpu);
590 if (cpu_has_vme || cpu_has_de)
591 clear_in_cr4(X86_CR4_VME|X86_CR4_PVI|X86_CR4_TSD|X86_CR4_DE);
592 if (tsc_disable && cpu_has_tsc) {
593 printk(KERN_NOTICE "Disabling TSC...\n");
594 /**** FIX-HPA: DOES THIS REALLY BELONG HERE? ****/
595 clear_bit(X86_FEATURE_TSC, boot_cpu_data.x86_capability);
596 set_in_cr4(X86_CR4_TSD);
597 }
599 /*
600 * Set up the per-thread TLS descriptor cache:
601 */
602 memcpy(thread->tls_array, &get_cpu_gdt_table(cpu)[GDT_ENTRY_TLS_MIN],
603 GDT_ENTRY_TLS_ENTRIES * 8);
605 cpu_gdt_init(&cpu_gdt_descr[cpu]);
607 /*
608 * Delete NT
609 */
610 __asm__("pushfl ; andl $0xffffbfff,(%esp) ; popfl");
612 /*
613 * Set up and load the per-CPU TSS and LDT
614 */
615 atomic_inc(&init_mm.mm_count);
616 current->active_mm = &init_mm;
617 if (current->mm)
618 BUG();
619 enter_lazy_tlb(&init_mm, current);
621 load_esp0(t, thread);
623 load_LDT(&init_mm.context);
625 /* Clear %fs and %gs. */
626 asm volatile ("xorl %eax, %eax; movl %eax, %fs; movl %eax, %gs");
628 /* Clear all 6 debug registers: */
630 #define CD(register) HYPERVISOR_set_debugreg(register, 0)
632 CD(0); CD(1); CD(2); CD(3); /* no db4 and db5 */; CD(6); CD(7);
634 #undef CD
636 /*
637 * Force FPU initialization:
638 */
639 current_thread_info()->status = 0;
640 clear_used_math();
641 mxcsr_feature_mask_init();
642 }