gdunlap/sched-sim.hg

annotate design.txt @ 0:d27bb3c56e71

Inital commit.
author George Dunlap <gdunlap@xensource.com>
date Tue Oct 13 16:06:36 2009 +0100 (2009-10-13)
parents
children
rev   line source
gdunlap@0 1 Discrete event simulator to speed the development and analysis of
gdunlap@0 2 different scheduling algorithms for the new scheduler.
gdunlap@0 3
gdunlap@0 4 Inputs: Scheduler, Workload description
gdunlap@0 5
gdunlap@0 6 Hmm... compile in all scheduler variants...?
gdunlap@0 7
gdunlap@0 8 scheduler callbacks {
gdunlap@0 9 init processor,
gdunlap@0 10 init VM,
gdunlap@0 11 schedule,
gdunlap@0 12 wake,
gdunlap@0 13 block
gdunlap@0 14 }
gdunlap@0 15
gdunlap@0 16 scheduler interface {
gdunlap@0 17 insert event (perhaps just SCHEDULE event)
gdunlap@0 18 }
gdunlap@0 19
gdunlap@0 20 Workload description:
gdunlap@0 21 To begin, wake / block lists; all unconditional.
gdunlap@0 22 Later, deal with "dropped" work (e.g., video, audio)?
gdunlap@0 23 Dependencies (dom0, stubdoms, driver doms)?
gdunlap@0 24
gdunlap@0 25 Types of event:
gdunlap@0 26 * Wake
gdunlap@0 27 * Block
gdunlap@0 28 * Schedule timer
gdunlap@0 29